HOME CONFERENCE EXPO Registration MEDIA CENTER CONTACT US  
Keynote Address
CXO Panel Disucssion
ESC Survival Kit
Speakers
Sponsored Session
Sponsors
Exhibitors
 

A.G. Raja Graduation in Electrical and Electronics Engineering;Post Graduation in Applied Electronics Engineering.Working as IP Verification Engineer at GDA Technologies Ltd.

Testbenching With System Verilog

Date: 24/07/2009 Time : 9:00AM - 10:15AM
 

Ashish Mathur has over 15 years of experience in semiconductor industry; including system design; architecture and performance analysis. He currently manages the architectural performance modeling team at Freescale Noida. Ashish holds a bachelor degree in electrical engineering from IIT Kanpur.

Accelerating Development & Analysis of Multicore Systems Using Virtual Platforms

Date: 24/07/2009 Time : 11:00AM - 12:15PM
 

"Benjamin Harding is a Senior Systems Engineer for SAIC. He is currently leading the research and development efforts for the FPGA and ASIC configurable logic lab. Benjamin has extensive embedded design experience in hardware and software across multiple technologies including FPGA, DSP, multicore and OS/RTOS. He has implemented embedded system designs and algorithms with many design techniques and tools including Model-Based design with Matlab/Simulink. He has a BSEE from University
of Alabama Huntsville (UAH) and is currently working towards a PHD in Electrical Engineering at UAH. Benjamin is a Track Chair for the Hardware including Programmable Logic track of ESC. He is a co-author of Rapid System Prototyping with FPGAs, Elsevier 2005 and has written and presented internationally multiple FPGA design and technology articles."

FPGA Design Introduction Date: 22/07/2009 Time : 9:30AM - 10:45AM

FPGA Design Process & Best Practices Date: 22/07/2009 Time : 11:00AM - 12:15PM

FPGA Design Optimization Date: 24/07/2009 Time : 2:00PM - 3:15PM

HDL Design Options Date: 24/07/2009 Time : 4:20PM - 5:35PM

Single & Multi-Core Processors Design within FPGAs Date: 23/07/2009 Time : 9:00AM - 10:15AM

High Speed FPGA Design Date: 23/07/2009 Time : 11:00AM - 12:15PM

DSP Designs within FPGAs Date: 23/07/2009 Time : 2:00PM - 3:15PM
 

B Ravi Kiran obtained his BE from RV college of Engg and he is currently working with Texas Instruments as a design engineer. His areas of interest including wavelet based algorithms in communication and IPCF for multi-core environments.Senthil Kumar obtained his Masters degree in signal processing from IISc and BE from College of Engg.; Guindy.He has worked extensively on Computer vision and image processing algorithms and is currently working in the automotive vision group in Texas instruments. He has authored 2 international conferences and has co-authored two patents (pending).KP Anoop obtained an MSc degree from IISc and B.Tech degree from NIT calicut. He is an author of an international journal and two international conference papers. He has worked with IBM India as software engineer. He is currently working as design engineer in Texas instruments. His primary areas of interest include medical imaging and image codecs.Ravi Kiran and Anoop KP have been part of the BeagleBoard.org team which gave presentations on embedded linux.

A Multi-Core Framework for Nonblock Based Image-Processing

Date: 23/07/2009 Time : 4:50PM - 6:05PM
 

My current role play at RBEI involves system software development for MIPS and ARM11 MPCore based platforms. I am employed at RBEI since 15th September; 2003. Prior to that I was employed at ER&DCI;Trivandrum from March 2001 - September 2003. On educational front; I hold B.E. Electronics(1999) and M.Tech. Instrumentation(2003)..

Porting Single Core Based Software Components Onto Multicore Platforms

Date: 22/07/2009 Time : 2:00PM - 3:15PM
 

I have an overall industry experience of 13 years mostly in Embedded systems. During these 13 years I have been involved in multiple projects which involved development of product specification; design; development and testing of various products in Multimedia systems; Graphics libraries; Wireless devices; Computer telephony integration; embedded browsers; Firmware development etc.

GPGPUs for Massively Parallel Application

Date: 24/07/2009 Time : 11:00AM - 12:15PM
 

Jagdish Bisawa has a B.E. degree in Electronics from University of Mumbai. He has an Industrial Exposure of more than 12 years; ranging from designing of Power supplies to Embedded Systems for application areas like Industrial Automation; Vehicle Instrumentation & Embedded Networking.He is the CTO at Ubisys Technologies Private Limited. Ubisys Technologies designs; develops & sells embedded technology products in the area of Single Board Computers ( ARM7/ARM9 ); Embedded Graphic Consoles; Wired & Wireless embedded networking. Ubisys technologies also undertakes projects in the areas of Real-Time control; Industrial Automation; Vehicle Instrumentation & custom applications that require embedded development.He also owns & runs a consultancy/training firm in the name of Real-Time Systems where he imparts training for open-source technologies like uClinux & eCos.

uCLinux: Linux for Smaller Embedded Systems

Date: 24/07/2009 Time : 2:00PM - 3:15PM
 

Maharajan Veerabahu is a Software Project Manager at e-con Systems in Chennai, India. He has been heading the development of Windows CE based handhelds and Digital Picture Frames at e-con. His software specialties include device drivers and OS internals, and he has hands-on experience in both Windows CE and Windows XP Embedded and in porting embedded OSes. He holds a Bachelor of Engineering, and his hobbies include music, puzzles, debugging.and discussing embedded systems.

Windows CE6.0 Overview

Date: 24/07/2009 Time : 10:15AM - 10:45AM

Building A Digital Picture Frame with Windows CE

Date: 24/07/2009 Time : 04:20PM - 04:50PM
 

Neeraj Garg received the B.E. degree from National Institute of Technology; Jaipur in 1999 in computer science & engg. He comes with rich embedded platform experience. He has technically managed and contributed to products for various consumer electronic devices based on ARM processors. He specializes in board bring-ups; developing efficient system software; benchmarking the system's performance for different use-cases. He is presently working with Broadcom, Bangalore as a Sr. Staff Engineer in the WLAN team. Prior to that he has worked with Freescale Semiconductors, Conexant Systems and Infineon Technologies.

ARM Architecture & Efficient System Software Programming

Date: 22/07/2009 Time : 11:00AM - 12:15PM
 

"Niall Cooling has worked within the field of real-time embedded development for over 20 years. Having started his career working on defense systems, he moved to work for a major real-time operating system vendor. His work here involved customization of customers code for specific boards, and the writing of board support packages, as well as training and consultancy.Since founding Feabhas in 1995, Niall has furthered his experience of OO techniques for embedded systems.In 1997 Niall worked with Artisan Software Ltd. to help them extend the Unified Modeling Language (UML) to address real-time system design. In addition, he was seconded to the Home Office while working on the UKs National Automated Fingerprint Identification System (NAFIS). He has co-authored a number of white papers on this subject. Part of this work is addressing the integration of system performance engineering and real-time OO design. Niall now lectures many Feabhas courses and has trained and offered UML consultancy services too many of our major clients. Niall is a regular lecturer at many conferences and is on the program committee for Embedded Systems Conference UK."

Inheritance, MI & Thunks in C++ Date: 22/07/2009 Time : 11:00AM - 12:15PM

Tasks, Threads and Processes Date: 22/07/2009 Time : 2:00PM - 3:15PM

Understanding Mutual Exclusion: Not All Mutexes Are Created Equal

Date: 23/07/2009 Time : 9:00AM - 10:15AM

Understanding Thread Synchronisation: Signals & Flags

Date: 23/07/2009 Time : 11:00AM - 12:15PM

Competency in the Embedded Software Sector

Date: 24/07/2009 Time : 2:00PM - 3:15PM
 

Padmashri Suresh holds a Masters degree inEngineering from College of Engineering; AnnaUniversity; India. She is currently working as aTechnical Manager in DSP Multimedia Area atWipro Technologies. She has industry experienceof over 15 years in Embedded and DSP domain.Her areas of interest include Multimediainformation processing and retrieval and multicore processing.

Improving Multi-Core Performance

Date: 24/07/2009 Time : 2:00PM - 3:15PM
 

The author has worked on the prototyping of Qualcomm MSM and CSM chipsets; end to end SoC Validation and software development to make improvements in architectural design. He completed his Master of Technology from IIT; Bombay (2005-2007) in Electronic Science and Bachelor of Technology from Maharana Pratap University of Agriculture and Technology(2001-2005) in Electrical Engineering. Currently he is working on the emulation of multi-million gate ASIC designs using multi-FPGA platform.

Efficient Prototyping Model for SOC Validation on Multi-FPGA Platform

Date: 23/07/2009 Time : 4:50PM - 6:05PM
 

"RC Cofer is a field application engineerfor Avnet with 17 years of embedded design experience including real-time DSP algorithm development, board design,debug and integration, transition to volume production, systems engineering, and embedded design project management. His technical focus is rapid system design and prototyping. Utilizing FPGAs in designs allows maximum flexibility while also reducing risk and schedule. He holds a BSEE from Florida Tech, a MSEE in communications and DSP from the University of Florida."

FPGA Design Introduction Date: 22/07/2009 Time : 9:30AM - 10:45AM

FPGA Design Process & Best Practices Date: 22/07/2009 Time : 11:00AM - 12:15PM

FPGA Design Optimization Date: 24/07/2009 Time : 2:00PM - 3:15PM

HDL Design Options Date: 24/07/2009 Time : 4:20PM - 5:35PM

Single & Multi-Core Processors Design within FPGAs Date: 23/07/2009 Time : 9:00AM - 10:15AM

High Speed FPGA Design Date: 23/07/2009 Time : 11:00AM - 12:15PM

DSP Designs within FPGAs Date: 23/07/2009 Time : 2:00PM - 3:15PM
 

Mr. Ravi Kumar B. has over 10 years of experience in Embedded Systems and Computer Networking fields. He had completed his Masters in Communication Systems from Institute Of Technology; Banaras Hindu University; India in 1999 with a CGPA of 8.9/10 and his Bachelors in Electronics & Communication Systems from Osmania University; India in 1997. He is the author of two papers that got published in IEEE sponsored international conferences. Currently; he is a Senior Technical Architect in the Product Engineering Unit of Infosys Technologies Limited focusing on system aspects of Computer Network devices. Over the years; he has worked on wide variety of multi-rack and multi-shelf distributed network devices like Remote Access Servers (RAS); DSLAMs and Modems. He has over 5 years of experience in designing complex systems using Network Processors.His areas of specialization include Buffer Management; Buffer Sizing; Performance Improvement (of applications; Control Plane and Forwarding Plane); interrupt & polling drivers and Quality of Service; inter card issues on distributed systems; processor specific alignment and data issues. He had worked extensively on General Purpose Processors; Network Processors and ASICs.

Unraveling the Network Processor Architecture Space

Date: 24/07/2009 Time : 4:50PM - 6:05PM
 

Rob Oshana is the director of engineering in the development Technology group at Freescale. He has over 25 years of experience in the real-time embedded industry both in application as well as tools technology development. He is also a senior member of IEEE and an adjunct professor at SMU where he teaches various courses in software engineering, and is widely published in the field."

Techniques for Developing Embedded & Real-Time Systems

Date: 22/07/2009 Time : 4:20PM - 5:35PM


Multicore Application Development; Configuration, Virtualization, Visualization

Date: 23/07/2009 Time : 11:00AM - 12:15PM


Multi-Core Processing; Application Development; Integration & Debug

Date: 23/07/2009 Time : 2:00PM - 3:15PM


System Optimization Techniques for Embedded Systems

Date: 24/07/2009 Time :9:00AM - 10:15AM


Software Performance Engineering for Real-Time Embedded Systems

Date: 24/07/2009 Time : 11:00AM - 12:15PM
 

joined Green Hills Software in 2001. He has 20 years of experience in developing embedded software. Since he joined Green Hills; Serge has focused on helping customers apply Green Hills technologies to applications ranging from infotainment to airborne systems. Serge received a Master of Engineering in Industrial Data Processing from the National Institute for Applied Sciences (INSA) of Toulouse; France; and a Master of Sciences in Signal Processing and Machine Intelligence from the University of Surrey; United Kingdom

Memory Partitioning – Why Change From a Flat Memory Model?

Date: 22/07/2009 Time : 9:30AM - 10:45AM


Embedded Hypervisors - Trends, Techniques & Applications

Date: 22/07/2009 Time : 4:20PM - 5:35PM


Guidelines for Writing Efficient C/C++ Code – PART 1

Date: 23/07/2009 Time : 2:00PM - 3:15PM


Guidelines for Writing Efficient C/C++ Code – PART 2

Date: 23/07/2009 Time : 4:50PM - 6:05PM


Secure Device Design – Critical Steps to a Successful Implementation

Date: 24/07/2009 Time : 4:50PM - 6:05PM
 

More than ten years of industry experience with around 8 years in the area of developing embedded applications for Bosch Car Multimedia and Navigation devices. Current role is Lead Architect for Navigation and Map applications. Mainly responsible for product-prototyping; architecture evaluation and feature development including prototype of Blaupunktƒ??s first Portable Navigation Device and the Linux based demonstrator device. Educational Qualification is Master of Computer Applications from College of Engineering; Thiruvananthapuram; Kerala; India.

Application of Linux & Open Source Ecosystem in Car Multimedia Devices

Date: 24/07/2009 Time : 4:50PM - 6:05PM
 

1986: Doctorate from Dept of E & CE; IIT Kharagpur; India.Worked on CAD for Switched Capacitor Networks; developed some new algorithms and suggested new multiphase SC Network topologies.- 1990: Rolta India Ltd. Worked on Electronics CAD in association with Intergraph Corp.- 1991: Digital Tools Inc.; Cupertino; California- 1996: Military Survey Department; Riyadh; Saudi Arabia. - till date: C-Quad; Belgaum. Providing software solutions to local process (sugar) and manufacturing industry. Embedded control systems; MEMS simulations


Plug & Pley Protocols on CAN

Date: 22/07/2009 Time : 9:30AM - 10:45AM
 
Venkatachalam Subramanian has completed M.Tech. in Digital communications from NIT Calicut and B.E. in Electronics and communication from Madurai Kamaraj University.He has been working in Wipro Technologies for more than 12 years in the embedded domain.Divija Krishnappa has completed B.E. in Computer Science from Mysore University. He has been working in Wipro Technologies for more than 12 years in the embedded domain

Inside the Bootloader of an Embedded System

Date: 23/07/2009 Time : 9:00AM - 10:15AM
 

Vignesh Doraiswamy is a co-founder, partner and Principal Consultant at Axiom ETC. He is a software professional with more than seventeen years of industry experience and a self-professed geek with a deep-rooted love for technology who loves to share his passion with anyone who will listen. Vignesh has worked extensively with Microsoft tools & technologies and was most recently with Microsoft India as the Embedded Developer Evangelist for the country.He has worked in a diverse set of domains and has developed software for desktop imaging, digital photofinishing, POS systems, CAD/CAM and several embedded systems. When he is not teaching, writing code or reading about technology, he enjoys spending time with his family, listening to old Hindi songs, reading sci-fi and fantasy, playing multi player games (AOE, Diablo, Starcraft.) and finding new wines to taste!.

Windows for Devices: Meet the Windows Embedded Family

Date: 22/07/2009 Time : 03:15PM - 04:05PM


What a desktop developer needs to know to develop for Windows Embedded

Date: 23/07/2009 Time : 10:15AM - 10:45AM
 
 
How to Register | Package & Pricing | Group Registration | Registration FAQs | Class Abstracts
 

 
Privacy Policy Contact Us
Embedded Systems Design    techonline    techinsights